UHCI configuration register
CHECK_SUM_EN | This is the enable bit to check header checksum when UHCI receives a data packet. |
CHECK_SEQ_EN | This is the enable bit to check sequence number when UHCI receives a data packet. |
CRC_DISABLE | Set this bit to support CRC calculation. Data Integrity check present bit in UHCI packet frame should be 1. |
SAVE_HEAD | Set this bit to save the packet header when UHCI receives a data packet. |
TX_CHECK_SUM_RE | Set this bit to encode the data packet with a checksum. |
TX_ACK_NUM_RE | Set this bit to encode the data packet with an acknowledgement when a reliable packet is to be transmit. |
CHECK_OWNER | 1: Check the link list descriptor when link list owner is DMA controller; 0: Always check link list descriptor. |
WAIT_SW_START | The UHCI encoder will jump to ST_SW_WAIT status if this register is set to 1. |
SW_START | If current UHCI_ENCODE_STATE is ST_SW_WAIT, the UHCI will start to send data packet out when this bit is set to 1. |
DMA_INFIFO_FULL_THRS | This field is used to generate the UHCI_DMA_INFIFO_FULL_WM_INT interrupt when the counter value of DMA RX FIFO exceeds the value of the register. |